Part Number Hot Search : 
OSWBB5 ER803 T520AE STRPB X3402 1001D P20NM5 FC3510
Product Description
Full Text Search
 

To Download NJU26902VM1 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  nju26902 - 1 - ver.2006-08-09 digital audio delay ? general description the nju26902 is a digital audio delay. the nju26902 provides delay-time adjustment function and digital audio interface. ? features ? 2-channel audio delay (24 bits data width). delay time 85msec at fs = 48khz ( 128msec at fs = 32khz , 43msec at fs = 96khz) ? to make longer delay time, the nju26902 can be connected serially. ? non-audio-signal data can be delayed by the nju26902. ? hardware specification ? digital audio interface : 1 input port, 1 output port ? digital audio format : lj / rj / i 2 s 24bit bck : 64fs / 32fs, slave mode ? audio bit clock (bck) frequency : 13mhz max ( approximate fs=200khz) ? package : ssop20-m1, ssop20 ( pb-free ) ? power supply : 2.5v ( +3.3v input tolerant ) ? function block diagram fig. 1 function block diagram ? package NJU26902VM1 nju26902v sdo sdi control delay ram serial a udi o b c k l/r out l/r in nju26902 serial audio resetb count[5:0] mode[1:0] sdo_od bypass f s lri lri b c k
nju26902 - 2 - ver.2006-08-09 ? pin assignment nju26902 vdd resetb 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 sdi lri count[2] count[3] bcki count[4] count[5] vss vss vdd sdo fs bypass sdo_od count[1] mode[1] count[0] mode[0] fig. 2 pin assignment ? pin description table 1 pin description no. symbol i/o description 1 resetb ipu reset (active low) 2 sdi i audio data input 3 lri i lr clock input 4 count[2] ipu delay time control 2 5 count[3] ipu delay time control 3 6 bcki i bit clock input 7 count[4] ipu delay time control 4 8 count[5] ipu delay time control 5 9 vss - gnd 10 vss - gnd 11 mode[0] ipd digital audio interface format select 12 count[0] ipu delay time control 0 13 mode[1] ipu digital audio interface format select 14 count[1] ipu delay time control 1 15 sdo_od ipd sdo pin open drain select 16 bypass ipd sdo pin bypass control 17 fs ipu bck fs select 18 sdo o audio data output (cmos output / open drain output) 19 vdd - power supply +2.5v 20 vdd - power supply +2.5v * i : input ipu : input (internal pull-up) ipd : input (internal pull-down) o : output
nju26902 - 3 - ver.2006-08-09 ? absolute maximum ratings table2 absolute maximum ratings (v ss =0v, ta=25 c ) parameter symbol rating units power supply voltage v dd -0.3 to +3.05 v input pin voltage v tmi -0.3 to +3.6 (v dd 2.25v) -0.3 to +3.05 (v dd < 2.25v) v sdo pin voltage * (cmos output) v tmo -0.3 to +3.05 v sdo pin voltage * (open drain output) v tmod -0.3 to +3.6 (v dd 2.25v) -0.3 to +3.05 (v dd < 2.25v) v power dissipation p d 300 mw operating temperature t opr -40 to +85 c storage temperature t str -40 to +125 c * this specification is applied to v tmo at the sdo pin in case of sdo_od= low?.
nju26902 - 4 - ver.2006-08-09 ? electric char acteristics table 3 electric characteristi cs ( v dd =2.5v, v ss =0v, ta=25 c ) parameter symbol test condition min. typ. max. units operating v dd voltage v dd 2.25 2.5 2.75 v operating current i dd bcki:13mhz sdo:c l =25pf - 1.0 - ma operating temperature t opr -40 25 85 c high level input voltage v ih 2.0 - 3.3 v low level input voltage v il - - 0.5 v high level output voltage (sdo_od=?low?) v oh i oh = -2ma i oh = -100 a v dd -0.4 v dd -0.1 - - v dd v dd v low level output voltage v ol i ol = 2ma i ol = 100 a 0 0 - - 0.4 0.1 v open drain output current (sdo_od=?high?) i od v in = 3.3v -15 - +15 a input current i in v in = v ss to 3.3v -15 - +15 a input current (internal pull-up pin) i in(pu) v in = v ss to 3.3v -100 - +15 a input current (internal pull-down pin) i in(pd) v in = v ss to 3.3v -15 - +200 a input capacitance c in - 10 - pf input rise/fall transition time t r / t f - - 100 ns ? equivalent circuit input pin input pin output pin (sdi, lri, bcki) (internal pull-up (pu) : (sdo) resetb, mode[1], fs, count[5], count[4], count[3], count[2], count[1], count[0], internal pull-down (pd) : mode[0], sdo_od,bypass) fig. 3 i/o equivalent circuits input terminal vdd vss input terminal vdd vss pu pd output terminal vdd vss
nju26902 - 5 - ver.2006-08-09 lri bc k i t d s t dh t sih t lsi t sil t sli sdi sd o t dod ? serial audio timing table 4 serial audio input timing parameters ( v dd =2.5v, v ss =0v, ta=25 c ) parameter symbol test condition min typ. max units bcki frequency f bck - - 13 mhz bcki period l pulse width h pulse width t sil t sih 35 35 - - ns bcki to lri time t sli 15 - - ns lri to bcki time t lsi 15 - - ns data setup time t ds 15 - - ns data hold time t dh 15 - - ns data output delay t dod sdo:c l =25pf sdo_od=?low? - 15 ns fig. 4 serial audio input / output timing
nju26902 - 6 - ver.2006-08-09 ? serial audio interface fig. 5-1 i 2 s data format 64fs, 24bit data fig. 5-2 left-justified data format 64fs, 24bit data fig. 5-3 right-justified data format 64fs, 24bit data fig. 5-4 i 2 s data format 32fs, 16bit data fig. 5-5 left-justified data format 32fs, 16bit data fig. 5-6 right-justified data format 32fs, 16bit data 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 left channel right channel ms b ms b lsb lsb 32 clocks 32 clocks lri, lro bcki, bcko sdi, sdo 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 23 left channel right channel ms b ms b lsb lsb 32 clocks 32 clocks lri, lro bcki, bcko sdi, sdo 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 left channel right channel ms b ms b lsb lsb 32 clocks 32 clocks lri, lro bcki, bcko sdi, sdo 0 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 left channel right channel ms b msb lsb lsb 16 clocks 16 clocks lri, lro bcki, bcko sdi, sdo 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 left channel right channel ms b ms b lsb lsb 16 clocks 16 clocks lri, lro bcki, bcko sdi, sdo 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 left channel ri ght channel ms b ms b lsb lsb 16 clocks 16 clocks lri, lro bcki, bcko sdi, sdo
nju26902 - 7 - ver.2006-08-09 ? function description sdi(#2) is the serial audio input pin. the inpu t audio signal should be connected to this pin. lri(#3) is the lr clock input pin. the lr clock frequency is the as same as of the input audio signal. in case of i 2 s format, if lri=?low? sdi and sdo data are left channel da ta, if lri=?high? sdi and sdo data are right channel data. bcki(#6) is the bit clock input pin. this bcki clock fre quency is 32 times (32fs) or 64 times (64fs) of the input audio signal frequency. the bit precision is 16-bit at 32 fs mode, and 24-bit at 64fs mode. mode [1:0](#13,#11) and fs(#17) pins are used to select serial audio format. refer to table 5 ?mode pin, fs pin setup? for details. sdo(#18) is the serial audio output pin. the delayed audio data come out through this pin. sdo is as the 2.5v cmos output in case of sdo_od(#15)= "low". sdo is as the open drain output in case of sdo_od= "high", sdo can be pulled up to 3.3v. in case of sdo_od= "low" & bypass= "high", the bypass mode is selected. the next combination is reserved. do not use this combination. sdo_od = "high" & bypass= "high". refer to table 6 ?sdo_od pin, bypass pin setup? for details. count [5:0](#8, #7, #5, #4, #14, #12) pins are used to select delay time. when the setup is changed, sdo outputs a "low" level (mute) during the period selected by count [5:0]. refer to 4. delay time for details. when resetb is "low", the nju26902 is initialized on the rising edge of bcki. sdo outputs "low" level (mute) voltage during the period selected by count [5:0]. in case of not using rese tb, connect resetb to vdd. vdd is the power supply pin. connect vdd to the 2.5v power supply. vss is the gnd pin. the decoupling capacitor is necessary between vdd and vss. the input pins can interface with 3.3v ics. refer to table 3 ?electric characteristics? for details. after power supply or serial audio format changing, t here is possibility the nju26902 generates random data for the delay time during the period set by count[5:1] pins. if necessary, the mute circuit should be added or reset the nju26902. table 5 mode pin, fs pin setup fs (17pin) mode[1] (13pin) mode[0] (11pin) setup 0 0 0 rj 16bit 32fs 0 0 1 lj 16bit 32fs 0 1 0 i 2 s 16bit 32fs 1 0 0 rj 24bit 64fs 1 0 1 lj 24bit 64fs 1 1 0 i 2 s 24bit 64fs other reserved * 1 * : 0=low, 1=high *1 : do not use. table 6 sdo_od pin, bypass pin setup sdo_od (15pin) bypass (16pin) nju26902 function 0 0 delay operation, sdo=cmos output 0 1 bypass operation, sdo=cmos output 1 0 delay operation, sdo=open drain output 1 1 reserved * 1 * : 0=low, 1=high *1 : do not use.
nju26902 - 8 - ver.2006-08-09 ? delay time the nju26902 provides maximum 4097 samples delay and slave-mode audio interface. the delay time depends on sampling frequency. the next formula shows how to calculate the delay time. refer to table 7 ?delay sample number setup example?. total delay sample number = count[0]*2048+count[1]*1024+count[2]*512+ count[3]*256+count[4]*128+count[5]*64+64+1 table 7 delay sample number setup example pin no. symbol count setting 12 count[0] 2048 0 0 0 1 1 1 14 count[1] 1024 0 0 1 1 1 1 4 count[2] 512 0 0 1 0 1 1 5 count[3] 256 0 0 0 0 1 1 7 count[4] 128 0 0 0 0 1 1 8 count[5] 64 0 1 ~ 0 ~ 1 ~ 0 1 total delay sample number 65 (min.) 129 ~ 1601 ~ 3201 ~ 4033 4097 (max.) table 8 sampling frequency, delay sample number setup and delay time delay time (ms) fs 65 (min.) 129 ~ 1601 ~ 3201 ~ 4033 4097 (max.) delay sample number 192khz 0.3ms 0.7ms 8.3ms 16.7ms 21.0ms 21.3ms 96khz 0.7ms 1.3ms 16.7ms 33.3ms 42.0ms 42.7ms 88.2khz 0.7ms 1.5ms 18.2ms 36.3ms 45.7ms 46.5ms 48khz 1.4ms 2.7ms 33.4ms 66.7ms 84.0ms 85.4ms 44.1khz 1.5ms 2.9ms 36.3ms 72.6ms 91.5ms 92.9ms 32khz 2.0ms 4.0ms ~ 50.0ms ~ 100.0ms ~ 126.0ms 128.0ms
nju26902 - 9 - ver.2006-08-09 ? package dimensions ( ssop20-m1, pb-free ) [caution] the specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. the application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights. 0.10 mold base unit : mm 20 11 10 1 0.08 m 6.5 +0.2 -0.1 4.4 0.2 6.4 0.2 0.6 0.1 0.15 +0.05 -0.06 0 ~ 10 0.9 0.05 1.1 max 0.1 0.05 0.325typ 0.65 0.22 0.1


▲Up To Search▲   

 
Price & Availability of NJU26902VM1

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X